Christoforos - PDFSEARCH.IO - Document Search Engine

Christoforos
Results: 36

#	Item
21	FP 14.1 Intelligent RAM (IRAM): Chips that remember and compute David Patterson, Thomas Anderson, Neal Cardwell, Richard Fromm, Kimberley Keeton, Christoforos Kozyrakis, Randi Thomas, and Kathy Yelick Computer Science/EE Add to Reading List Source URL: iram.cs.berkeley.edu Language: English - Date: 1997-02-12 03:04:51 CPU cache Alpha 21164 Dynamic random-access memory The Berkeley IRAM Project PA-8000 Computer memory Computer hardware Computing
22	Intelligent RAM (IRAM): Chips that remember and compute David Patterson, Thomas Anderson, Krste Asanovic, Ben Gribstad, Neal Cardwell, Richard Fromm, Jason Golbus, Kimberly Keeton, Christoforos Kozyrakis, Stelianos Peris Add to Reading List Source URL: iram.cs.berkeley.edu Language: English - Date: 1997-03-23 17:02:46 Alpha 21164 Random-access memory Technology The Berkeley IRAM Project Computer memory Computing Dynamic random-access memory
23	Vector IRAM A Media-oriented Vector Processor with Embedded DRAM Christoforos Kozyrakis, Joseph Gebis, David Martin, Samuel Williams, Ioannis Mavroidis, Steven Pope, Darren Jones, David Patterson, and Katherine Yelick Add to Reading List Source URL: iram.cs.berkeley.edu Language: English* - Date: 2003-01-09 09:33:27 Electronics Datapath Vector processor Processor register Register file Central processing unit Computing Electronic engineering
24	Intelligent RAM (IRAM): Chips that remember and compute David Patterson, Thomas Anderson, Neal Cardwell, Richard Fromm,Kimberly Keeton, Christoforos Kozyrakis, Randi Thomas, and Katherine Yelick Add to Reading List Source URL: iram.cs.berkeley.edu Language: English - Date: 1997-02-09 23:23:42 Alpha 21164 DEC 7000/10000 AXP The Berkeley IRAM Project Computer memory Computer hardware Dynamic random-access memory
25	Vector IRAM: ISA and Micro-architecture Christoforos E. Kozyrakis Computer Science Division University of California, Berkeley Add to Reading List Source URL: iram.cs.berkeley.edu Language: English - Date: 1998-08-24 18:37:00 Computer engineering Vector processor Instruction set Vector Computer Microarchitecture The Berkeley IRAM Project Central processing unit Computer architecture Computing
26	Low-latency Explicit Communication and Synchronization in Scalable Multi-core Clusters Christoforos Kachris, George Nikiforos, Vassilis Papaefstathiou, Xiaojun Yang, Stamatis Kavadias, Manolis Katevenis Institute of Comp Add to Reading List Source URL: www.ics.forth.gr Language: English - Date: 2013-12-23 07:16:58 Electronic engineering Computer architecture Parallel computing Scratchpad memory CPU cache Remote direct memory access Multi-core processor Network On Chip Throughput Computing Computer memory Computer hardware
27	An Introduction to Intelligent RAM (IRAM) David Patterson, Krste Asanovic, Aaron Brown, Ben Gribstad, Richard Fromm, Jason Golbus, Kimberly Keeton, Christoforos Kozyrakis, Stelianos Perissakis, Randi Thomas, Add to Reading List Source URL: iram.cs.berkeley.edu Language: English - Date: 1998-01-08 01:18:53 Dynamic random-access memory Alpha 21164 CAS latency Acer Laboratories Incorporated DEC Alpha Computer memory Computer hardware Computing
28	Intelligent RAM (IRAM): the Industrial Setting, Applications, and Architectures David Patterson, Krste Asanovic, Aaron Brown, Richard Fromm, Jason Golbus, Benjamin Gribstad, Kimberly Keeton, Christoforos Kozyrakis, David Add to Reading List Source URL: iram.cs.berkeley.edu Language: English - Date: 1997-08-04 23:50:31 Electronic engineering Dynamic random-access memory Microprocessor Random-access memory The Berkeley IRAM Project Intel Cell Integrated circuit Semiconductor device fabrication Computer memory Computer hardware Computing
29	Vector IRAM A Media-enhanced Vector Processor with Embedded DRAM Christoforos Kozyrakis, Joseph Gebis, David Martin, Samuel Williams, Ioannis Mavroidis, Steven Pope, Darren Jones, and David Patterson Add to Reading List Source URL: www.hotchips.org Language: English* - Date: 2013-07-27 23:38:22 Computer hardware Vector processor Processor register MIPS architecture CPU cache Instruction set Joint Test Action Group Computer architecture Central processing unit Computing
30	Philosophy, Politics and Economics, Edited by Maria Adam and K. Boudouris, Ionia Publications, Athens 2014 TABLE OF CONTENTS OF THE VOLUME PREFACE MARTHA C. BECK PHILOSOPHY, POLITICS, AND ECONOMICS IN THE GLOBAL ERA: Add to Reading List Source URL: www.hri.org Language: English - Date: 2014-12-30 16:29:47 Christoforos Political philosophy Belief Philosophy Paideia

UPDATE