Design of Parallel and High Performance Computing HS 2014 Torsten Hoefler, Markus P¨ uschel Department of Computer Science ETH Zurich

First Page		Document Content
Date: 2014-10-09 06:28:40 Cache coherency Computing Computer hardware Computer architecture MESI protocol Cache Cache memory CPU cache		Design of Parallel and High Performance Computing HS 2014 Torsten Hoefler, Markus P¨ uschel Department of Computer Science ETH Zurich Add to Reading List Source URL: spcl.inf.ethz.ch Download Document from Source Website File Size: 70,67 KB Share Document on Facebook

	spcl.inf.ethz.ch @spcl_eth TIMO SCHNEIDER <> DPHPC Recitation Session 3 DocID: 1rgnX - View Document
	An Equal Opportunity / Affirmative Action Agency Permit Application Office of Parks, Recreation and Historic Preservation DocID: 1raJ0 - View Document
	Design of Parallel and High Performance Computing HS 2014 Torsten Hoefler, Markus P¨ uschel Department of Computer Science ETH Zurich DocID: 1r67n - View Document
	spcl.inf.ethz.ch @spcl_eth TIMO SCHNEIDER <> DPHPC Recitation Session 3 DocID: 1qVac - View Document
	Review of last lecture  Architecture case studies  Memory performance is often the bottleneck  Parallelism grows with compute performance DocID: 1qSE1 - View Document