<--- Back to Details
First PageDocument Content
Central processing unit / Branch predictor / Instruction set architectures / Alpha 21264 / Register renaming / DEC Alpha / CPU cache / Out-of-order execution / Re-order buffer / Computer architecture / Computer hardware / Computer engineering
Date: 2003-06-11 14:31:51
Central processing unit
Branch predictor
Instruction set architectures
Alpha 21264
Register renaming
DEC Alpha
CPU cache
Out-of-order execution
Re-order buffer
Computer architecture
Computer hardware
Computer engineering

Today’s Big Idea CS252 Graduate Computer Architecture Lecture 18:

Add to Reading List

Source URL: www.cs.berkeley.edu

Download Document from Source Website

File Size: 157,51 KB

Share Document on Facebook

Similar Documents

BranchScope: A New Side-Channel Attack on Directional Branch Predictor

DocID: 1tHEI - View Document

Cardiac electrophysiology / Medicine / Circulatory system / Clinical medicine / Cardiac resynchronization therapy / Left bundle branch block / Heart failure / Electrocardiography / CRT / Bundle branch block / QRS complex

T-wave area as an additional predictor of response to cardiac resynchronization therapy. Elien B. Engels MSc.1, Eszter M. Vegh M.D.2, Caroline J.M. van Deursen MD.1, Jagmeet P. Singh M.D. DPhil2, Frits W. Prinzen Ph.D. 1

DocID: 1ranW - View Document

Physics / Prediction / Time series analysis / State functions / Continuum mechanics / Heat transfer / Physical quantities / Temperature / Branch predictor / Autoregressivemoving-average model / Thermodynamic temperature / Forecasting

Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs Ayse Kivilcim Coskun† Tajana Simunic Rosing† Kenny C. Gross‡

DocID: 1nwAp - View Document

Computer architecture / Computing / Computer engineering / Central processing unit / Instruction set architectures / Cache / Computer science / Trace Cache / Branch predictor / Microarchitecture / Prefetching / ARM architecture

Profiling and Optimizing Micro-Architecture Bottlenecks on the Hardware Level Francis B. Moreira, Marco A. Z. Alves, Matthias Diener, Philippe O. A. Navaux Israel Koren

DocID: 1m2Ed - View Document

Appears in Proceedings of the 2011 IEEE International Conference on Computer Design (ICCD), Amherst, Massachusetts, OctoberAn Optimized Scaled Neural Branch Predictor Daniel A. Jim´enez Department of Computer Sc

DocID: 1m2C8 - View Document