A Power-Centric Timing Optimization Flow for a Quad-Core ARM Cortex-A7 Processor Bernard Ortiz de Montellano Product Manager Processor Division - ARM Cortex-A7 - Document - PDFSEARCH.IO

First Page	Meta Content
	A Power-Centric Timing Optimization Flow for a Quad-Core ARM Cortex-A7 Processor Bernard Ortiz de Montellano Product Manager Processor Division Add to Reading List Document Date: 2014-11-07 12:39:16 Open Document File Size: 4,04 MB Share Result on Facebook Company GPU / Synopsys / / IndustryTerm energy-efficient v7A / energy-efficient applications processor / energy / / Person Dale Lomelino / / Position Staff Applications Consultant / Product Manager / Manager Processor Division / / Product A7 MPCore™ Processor / / RadioStation Core / / Technology Floating Point Unit / application processor / 4 processor / System-on-Chip / applications processor / de Montellano Product Manager Processor / smartphones / smartphone / Cortex-A15 processor / / SocialTag Computing ARM Cortex-A15 MPCore Multi-core processor Tegra CPU cache A15 Computer architecture ARM architecture Computer hardware

A Power-Centric Timing Optimization Flow for a Quad-Core ARM Cortex-A7 Processor Bernard Ortiz de Montellano Product Manager Processor DivisionAdd to Reading List