Back to Results
First PageMeta Content
ARM architecture / Microprocessors / Automatic test pattern generation / Multi-core processor / Scan chain / ARM Cortex-A15 MPCore / Tegra / Embedded system / Central processing unit / Electronic engineering / Computer architecture / Electronics


White Paper DFTMAX Compression Shared I/O Minimize the Cost of Testing ARM® Processor-based Designs and Other Multicore SoCs July 2013
Add to Reading List

Document Date: 2014-11-19 16:15:31

Open Document

File Size: 288,69 KB

Share Result on Facebook

Company

Synopsys Inc. / Synopsys Padmashree Takkars Corporate Applications / /

Country

Germany / United States / /

Event

Product Issues / /

IndustryTerm

mobile computing / synthesis-based test solution / multicore processors / embedded processors / manufacturing test / digital infotainment systems / image processing / multicore processor / /

Person

Teresa McLaurin / /

Position

DFT Architect / ARM / Engineer / Authors Chris Allsup Marketing Manager / /

Product

values / parts / /

Technology

mobile computing / ARM Cortex-A series processor / ARM Cortex-A15 processors / multicore processor / multicore processors / image processing / Cortex-A series processors / ARM Cortex-A15 processor / A7 processors / /

URL

www.synopsys.com / http /

SocialTag