Back to Results
First PageMeta Content
Computing / ARM architecture / XScale / Control register / CPU cache / Microarchitecture / Instruction set / Processor register / Comparison of CPU architectures / Computer architecture / Computer hardware / Central processing unit


D Intel® XScale™ Microarchitecture Technical Summary Product Features
Add to Reading List

Document Date: 2006-12-21 09:47:13

Open Document

File Size: 101,59 KB

Share Result on Facebook

City

Write-ignored / /

Company

Checkpoint / Intel Corporation / /

Facility

STRD Store / /

IndustryTerm

multi-media controllers / life sustaining applications / changes to specifications and product / handheld devices / exception processing / power management / multimedia applications / /

Organization

Data Memory Management Unit / Instruction Memory Management Unit / /

/

Position

supervisor / Exception Types Exception Type Vector Address Mode Supervisor Reset 0x0 Undefined Instructions 0x4 Undefined Software Interrupts 0x8 Supervisor / WB / LCD controller / /

Product

Microarchitecture / /

ProgrammingLanguage

C / /

Technology

Media Processing Technology / MPEG / DSP / network processor / JTAG / /

URL

http /

SocialTag