<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2009-11-30 21:55:49Computer hardware SerDes XAUI Phase-locked loop Universal asynchronous receiver/transmitter Low-voltage differential signaling Transceiver PCI Express Altera Electronic engineering Electronics Computer buses |
Add to Reading List |
Chapter 2: Arria GX Architecture | Case Study of Half Power, Multi Protocol SERDES in 28nm FDSOI Unparalleled Power Performance 1DocID: 1tfp9 - View Document |
| Client: MoSys Contact: Kristine Perham & Michael Miller Project: Chip Estimates Article From: Lee Stein Date: March 5, 2010DocID: 1qqY5 - View Document |
| Proposed VLBI Standard Hardware Interface Specification – VSI-H 11 May 2000 Table of Contents.DocID: 1ouQa - View Document |
| 25-MarLev Uvarov MPC – SP Synchronization Procedure Petersburg Nuclear Physics Institute / University of FloridaDocID: 1gD1o - View Document |
| Microsoft Word - OIF-TFI5-01.0.docDocID: 1alOm - View Document |