<--- Back to Details
First PageDocument Content
Computer memory / Cache / CPU cache / Central processing unit / MESI protocol / Memory type range register / Cache algorithms / MSI protocol / Cache coherency / Computing / Computer hardware
Date: 2007-04-03 20:28:37
Computer memory
Cache
CPU cache
Central processing unit
MESI protocol
Memory type range register
Cache algorithms
MSI protocol
Cache coherency
Computing
Computer hardware

Add to Reading List

Source URL: www.coreboot.org

Download Document from Source Website

File Size: 275,11 KB

Share Document on Facebook

Similar Documents

Journal of Algorithms–136 www.elsevier.com/locate/jalgor A locality-preserving cache-oblivious dynamic dictionary ✩ Michael A. Bender a,1 , Ziyang Duan a,∗ , John Iacono b , Jing Wu a

DocID: 1sT9r - View Document

Cache Misses Prediction for High Performance Sparse Algorithms? Basilio B. Fraguela1 , Ram´on Doallo1 , and Emilio L. Zapata2 1 2

DocID: 1smpo - View Document

Cache / Analysis of algorithms / Cache replacement policies / Mathematics / Asymptotically optimal algorithm / Net / Probability distributions / Mathematical analysis / Statistics

Optimizing TTL Caches under Heavy-Tailed Demands Andrés Ferragut Ismael Rodríguez Fernando Paganini

DocID: 1rqor - View Document

Cache / Computer architecture / Computing / Analysis of algorithms / Models of computation / Computer science / Computer engineering / Cache-oblivious algorithm / Computer memory / Memory hierarchy / Divide and conquer algorithms / CPU cache

Lecture 8: The Cache Oblivious Approach www.cs.illinois.edu/~wgropp Designing for Memory Hierarchy

DocID: 1rpNE - View Document

Computing / Data management / Software / Fault-tolerant computer systems / Structured storage / Distributed algorithms / Paxos / Bigtable / Apache Cassandra / Consensus / Cache / Memcached

  Chubby  and  BigTable   Tom  Anderson   (based  on  slides  from  Dan  Ports)  

DocID: 1rahd - View Document