Back to Results
First PageMeta Content
Routing / Flow control / Network On Chip / Wormhole switching / Throughput / Network switch / Router / Traffic flow / Channel / Network architecture / Computing / Electronic engineering


A DELAY MODEL FOR ROUTER MICROARCHITECTURES GIVEN ROUTER PARAMETERS, THIS DELAY MODEL PRESCRIBES REALISTIC PIPELINES, ENABLING ROUTER ARCHITECTS TO OPTIMIZE NETWORK PERFORMANCE BEFORE BEGINNING ACTUAL DETAILED DESIGN.
Add to Reading List

Document Date: 2005-12-01 13:38:04


Open Document

File Size: 452,78 KB

Share Result on Facebook

City

Berlin / Los Alamitos / /

Company

Distributed Systems / Cambridge University Press / MIT Press / Interconnection Networks / Avici Systems Inc. / Cray Inc. / IEEE CS Press / Synopsys / /

Country

United Kingdom / /

Currency

USD / /

/

Facility

National University of Singapore / Li-Shiuan Peh William J. Dally Stanford University / Stanford University / Massachusetts Institute of Technology / Virginia Polytechnic Institute / /

IndustryTerm

tual-channel router / wormhole router / communication systems / virtual-channel routers / canonical wormhole router / contemporary routers / straight wormhole router / speculative virtual-channel router / threedimensional network / speed signaling technology / experimental parallel computer systems / digital systems / nel router / virtualchannel router / ous router / mesh network / virtual-channel router / high-bandwidth core Internet / given router / stream processing / /

Organization

Cambridge University / ACM / National University of Singapore / MIT / Solid-State Circuits Society / Massachusetts Institute of Technology / IEEE / Polytechnic Institute / Stanford University / Stanford Univ. / Computer Society / /

Person

William J. Dally / Stanford Univ / /

/

Position

Delay Model / global switch arbiter / the input controller / hb / model for wormhole and virtual-channel routers / professor of electrical engineering / ROUTER DELAY MODEL Input controller / professor of electrical engineering and computer science / head / global Switch arbiter / arbiter / research assistant / professor / designer / input controller / input Routing logic controller / the controller / Module Wormhole router Switch arbiter / switch arbiter / global Routing logic switch arbiter / matrix arbiter / controller / member / /

Product

Imagine processor / Imagine / /

ProgrammingLanguage

Verilog / /

ProvinceOrState

California / Massachusetts / /

PublishedMedium

Lecture Notes in Computer Science / /

SportsLeague

Stanford University / /

Technology

two-dimensional virtual-channel router / ous router / 2001 29 ROUTER / canonical wormhole router / speculative virtual-channel router / virtual-channel routers / tual-channel router / 8.4 10.5 16.9 15.3 10.9 12.0 8.4 10.5 virtual-channel router / 2001 27 ROUTER / html / Module Wormhole router / virtual-channel router / wormhole router / straight wormhole router / 2001 33 ROUTER / given router / Verilog / flow control / nel router / Imagine processor / virtualchannel router / 2001 31 ROUTER / 0.18-micron technology / Gigabit / simulation / low-power / high-speed signaling technology / Specific router / kary n-Cube Wormhole Routers / /

URL

http /

SocialTag