First Page | Document Content | |
---|---|---|
![]() Date: 2015-02-24 17:15:57Integrated circuits Hardware verification languages Synopsys Integrated circuit design Signoff Physical design OpenVera Design rule checking SystemVerilog Electronic engineering Electronic design automation Electronic design | Add to Reading List |