<--- Back to Details
First PageDocument Content
Hardware description languages / JEDA Technologies / SystemC / E / Macro / Electronic engineering / Electronic design automation / Hardware verification languages
Date: 2013-04-04 15:50:05
Hardware description languages
JEDA Technologies
SystemC
E
Macro
Electronic engineering
Electronic design automation
Hardware verification languages

Add to Reading List

Source URL: www.nascug.org

Download Document from Source Website

File Size: 1,00 MB

Share Document on Facebook

Similar Documents

Hardware description languages / Synchronous programming languages / Software engineering / Formal methods / Computing / Electronic engineering / Esterel / SIGNAL / Model checking / Embedded system / Real-time computing / Esterel Technologies

TAXYS : a Tool for the Development and Verification of Real-Time Embedded Systems⋆ Etienne CLOSSE1 , Michel POIZE1 , Jacques PULOU1 , Joseph SIFAKIS2 , Patrick VENIER1 , Daniel Weil1 , and Sergio YOVINE2 1

DocID: 1ruad - View Document

Electronic design automation / Software engineering / Computing / Hardware verification languages / Hardware description languages / Verilog / Perl / Formal verification / Programming tool / Post-silicon validation / Computer / E

David Ljung Madison Stellar Programming, Algorithm Design, VLSI / CPU Verification Accomplishing the impossible, on a deadline Career Summary Accomplished problem solver who can create new solutions

DocID: 1qHCJ - View Document

Theoretical computer science / Logic / Mathematical logic / Formal methods / Logic in computer science / Boolean algebra / Hardware verification languages / Model checking / Temporal logic / Formal verification / Propositional calculus / E

Parameterized Interfaces for Open System Verification of Product Lines∗ Colin Blundell University of Pennsylvania Kathi Fisler WPI

DocID: 1qtwd - View Document

Software engineering / Computer programming / Computing / Hardware description languages / Scripting languages / Hardware verification languages / Verilog / Logic design / Verilog Procedural Interface / Callback / Immutable object / Python

PyHVL 0.3 PyHVL A verification tool developed by

DocID: 1qbED - View Document

Mathematical logic / Theoretical computer science / Formal methods / Logic / Logic in computer science / Hardware verification languages / Model checking / Formal verification / E / Gmail / Aspect-oriented software development / Propositional calculus

Verifying Cross-Cutting Features as Open Systems Harry Li† Shriram Krishnamurthi Kathi Fisler

DocID: 1q648 - View Document