Back to Results
First PageMeta Content
Digital media / Dynamic random-access memory / Synchronous dynamic random-access memory / Resistive random-access memory / Phase-change memory / Random-access memory / Memristor / CPU cache / Cell / Computer memory / Computer hardware / Computing


Overcoming the Challenges of Crossbar Resistive Memory Architectures Cong Xu†, Dimin Niu†, Naveen Muralimanohar¶, Rajeev Balasubramonian]¶, Tao Zhang†, Shimeng Yu‡, Yuan Xie§† †Pennsylvania State Universit
Add to Reading List

Document Date: 2015-01-18 14:27:24

Open Document

File Size: 1,76 MB

Share Result on Facebook

City

Santa Barbara / /

Company

Local Bitline Multiplexers SA / IBM / SanDisk / Hardware Overhead Hardware / Mentor Graphics / HP Labs / WD SA . / /

/

Event

FDA Phase / Reorganization / /

Facility

Primary Data Store / Yuan Xie§† †Pennsylvania State University / University of California / /

IndustryTerm

metal wires / low-latency algorithm / compression algorithm / non-volatile memory technology / metal oxides / bank architecture / metal resistance / binary metal oxide materials / metal electrodes / speed/energy / bank decoding latency / memory systems / 22nm technology / unipolar device / technology owing / metal-oxide layer / large memory systems / energy savings / manufacturing process / energy / 45nm technology library / memory technologies / average memory energy savings / metal / metal layer / main memory systems / energy consumption / less energy consumption / bank / memory energy consumption / bank architectures / technology scaling / high energy / energy efficiency / straightforward solution / energy/delay/cost constraints / banks/chip / metal oxide layer / /

MarketIndex

CPU / /

OperatingSystem

L3 / /

Organization

University of California / MLC PCM / National Science Foundation / Pennsylvania State University / Department of Energy / University of Utah / Arizona State University / ded / Mat / /

Person

Ion Rwire Kr / Tao Zhang / Yuan Xie / Rajeev Balasubramonian / /

Position

driver / architect / memory controller / controller / baseline2 memory controller / /

Product

ReRAM / B4 / /

ProgrammingLanguage

Verilog / /

ProvinceOrState

Utah / /

Technology

low-latency algorithm / latency aware memory scheduling Processor / memory technologies / RAM / PCM technology / 22nm 8Gb ReRAM chip / promising non-volatile memory technology / Cache Memory / ReRAM chip / 0 b2 b3 b5 b4 b7 b6 floating Chip / SRAM / higher 8 Algorithm / Resistive Memory Technology / 8 banks/chip / 22nm technology / Verilog / compression algorithm / SDRAM / HfOx-based ReRAM technology / Simulation / virtual memory / existing memory technologies / DRAM chip / flash / /

SocialTag