<--- Back to Details
First PageDocument Content
Parallel computing / Instruction set architectures / Opteron / Cray XT3 / Itanium / Cray / Instructions per second / Cell / FLOPS / Computing / Computer architecture / Supercomputers
Date: 2006-05-10 04:35:36
Parallel computing
Instruction set architectures
Opteron
Cray XT3
Itanium
Cray
Instructions per second
Cell
FLOPS
Computing
Computer architecture
Supercomputers

Add to Reading List

Source URL: www.netlib.org

Download Document from Source Website

File Size: 1,38 MB

Share Document on Facebook

Similar Documents

50,000,000,000 Instructions Per Second : Design and Implementation of a 256-Core BrainFuck Computer Sang-Woo Jun Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology

DocID: 1t1el - View Document

Computer architecture / Computing / Computer engineering / Central processing unit / Instruction set architectures / Classes of computers / Parallel computing / Analysis of parallel algorithms / Speedup / MIPS instruction set / Cycles per instruction / Instructions per second

Esercises on Amdhal Law and Performance Equation Hennessy Patterson Computer Architecture: A Quantitative Approach Fifth Edition Chapter 1 Fundamentals of Quantitative Design and Analysis 1.14 In this exercise, assume t

DocID: 1quLz - View Document

Central processing unit / Clock signal / Computer performance / Instruction set architectures / Cycles per instruction / Rates / MIPS instruction set / Instructions per second / Clock rate / CPU time / Protection ring / Computer

Chapter 1 Performance Measures Reading: The corresponding chapter in the 2nd edition is Chapter 2, in the 3rd edition it is Chapter 4 and in the 4th edition it is Chapter 1. When selecting a computer, there are differen

DocID: 1oRI5 - View Document

Instruction set architectures / Central processing unit / Computer performance / Instructions per second / Dhrystone / MIPS architecture / Benchmark / VAX / Computer / Computer architecture / Computing / Computer hardware

The Progress of Computing William D. Nordhaus1 Yale University and the NBER August 30, 2001 version 4.4 __________________________________________________

DocID: 19aye - View Document

Parallel computing / CPU cache / Cache / Central processing unit / Computer memory / Rosetta@home / Peer-to-peer / Multi-core processor / Instructions per second / Computing / Concurrent computing / Computer hardware

1 A Correlated Resource Model of Internet End Hosts Eric M. Heien, Derrick Kondo, Member, IEEE, and David P. Anderson, Member, IEEE Abstract—Understanding and modeling resources of Internet end hosts is essential for

DocID: 18lDR - View Document