<--- Back to Details
First PageDocument Content
Concurrent computing / Thread / POSIX Threads / Memory barrier / Critical section / Lock / Software transactional memory / Java Memory Model / Parallel computing / Computing / Concurrency control / Computer programming
Date: 2004-11-22 13:24:54
Concurrent computing
Thread
POSIX Threads
Memory barrier
Critical section
Lock
Software transactional memory
Java Memory Model
Parallel computing
Computing
Concurrency control
Computer programming

Threads Cannot be Implemented as a Library

Add to Reading List

Source URL: www.hpl.hp.com

Download Document from Source Website

File Size: 165,64 KB

Share Document on Facebook

Similar Documents

Characterizing Transactional Memory Consistency Conditions Using Observational Refinement HAGIT ATTIYA, Technion—Israel Institute of Technology ALEXEY GOTSMAN, IMDEA Software Institute SANDEEP HANS, Technion—Israel I

DocID: 1tFbW - View Document

Safe Privatization in Transactional Memory Artem Khyzha Hagit Attiya IMDEA Software Institute

DocID: 1tCpd - View Document

Autonomic Parallelism Adaptation on Software Transactional Memory ´ Naweiluo Zhou, Gwena¨el Delaval, Bogdan Robu, Eric Rutten, Jean-Fran¸cois M´ehaut

DocID: 1tnDk - View Document

Autonomic Parallelism and Thread Mapping Control on Software Transactional Memory Naweiluo Zhou, Gwena¨el Delaval, Bogdan Robu, Eric Rutten, Jean-Fran¸cois M´ehaut To cite this version:

DocID: 1tf1v - View Document

C O M P U T ER S C I E N C E DEPARTMENT COLLOQUIUM Optimizing for Eager: Improving Software Transactional Memory through Reservations Dr. Patrick Lam

DocID: 1tbNr - View Document