<--- Back to Details
First PageDocument Content
Microprocessors / Electronic design / Reconfigurable computing / Field-programmable gate array / Computer engineering / Multi-core processor / Soft microprocessor / Xilinx / Semiconductor intellectual property core / Electronic engineering / Electronics / Digital electronics
Date: 2010-11-15 16:23:20
Microprocessors
Electronic design
Reconfigurable computing
Field-programmable gate array
Computer engineering
Multi-core processor
Soft microprocessor
Xilinx
Semiconductor intellectual property core
Electronic engineering
Electronics
Digital electronics

Security Primitives for Reconfigurable Hardware-Based Systems

Add to Reading List

Source URL: www.cisr.us

Download Document from Source Website

File Size: 424,92 KB

Share Document on Facebook

Similar Documents

Leveraging Gate-Level Properties to Identify Hardware Timing Channels Jason Oberg∗ , Sarah Meiklejohn∗ , Timothy Sherwood† and Ryan Kastner∗ ∗ Computer Science and Engineering, University of California, San Di

DocID: 1xVVy - View Document

Is Interaction Necessary for Distributed Private Learning? Adam Smith∗ , Abhradeep Thakurta† , Jalaj Upadhyay∗ of Electrical Engineering and Computer Science, Pennsylvania State University, Email: {asmith, jalaj}@p

DocID: 1xVSf - View Document

Computing / Technology / California / EMC Corporation / VMware / Embedded system / Synopsys / USENIX Annual Technical Conference / Debugging / Intel / Software Guard Extensions / Edouard Bugnion

Baris Kasikci Assistant Professor Electrical Engineering and Computer Science University of Michigan 4820 BBB 2260 Hayward Street

DocID: 1xVL2 - View Document

Provinces of Iran / Sharif University of Technology / Tehran Province / Nejad / Mohammad Ghodsi / Tehran / SUT

Education Sharif University of Technology, Tehran, Iran BS in Computer Engineering - Software Engineering Grade Point Average: 18.29 out of 20 GPAKasra Edalat Nejad

DocID: 1xVB5 - View Document

Mathematical logic / Theoretical computer science / Mathematics / Formal methods / Boolean algebra / Temporal logic / Edsger W. Dijkstra / Predicate transformer semantics / Model theory / Hoare logic / True quantified Boolean formula / Linear temporal logic

Automatic Generation of Local Repairs for Boolean Programs Roopsha Samanta, Jyotirmoy V. Deshmukh and E. Allen Emerson Department of Electrical and Computer Engineering and Department of Computer Sciences, The University

DocID: 1xVs1 - View Document