NUMA-aware algorithms: the case of data shuffling

First Page		Document Content
Date: 2012-12-03 12:02:45 Intel QuickPath Interconnect LGA Parallel computing Non-Uniform Memory Access Xeon Acer Laboratories Incorporated Data dependency Socket S1 Computer hardware Computing Nehalem		NUMA-aware algorithms: the case of data shuffling Add to Reading List Source URL: www.cidrdb.org Download Document from Source Website File Size: 624,62 KB Share Document on Facebook

	Power-aware Computing: Measurement, Control, and Performance Analysis for Intel Xeon Phi Azzam Haidar∗ , Heike Jagode∗ , Asim YarKhan∗ , Phil Vaccaro∗ , Stanimire Tomov∗ , Jack Dongarra∗†‡ {haidar\|jagode\| DocID: 1vr39 - View Document
	Performance and Tuning Considerations for SAS on the Intel Xeon E5 v4 Series Processors and the Vexata VX-100F Storage System DocID: 1v2yr - View Document
	iWARP Support in Scalable Xeon Platform DocID: 1v0fP - View Document
	Cotización PLAN XEON E3-2 PERIODO Valor Neto Mensual IVA (19%) DocID: 1uVmN - View Document
	AMBER: The How, What and Why on an Intel® Xeon Phi™ Perri Needham & Ross Walker (SDSC / UCSD) DocID: 1uONM - View Document