SerDes

Results: 79



#Item
31Clock signal / SerDes / Camera Link / Computer hardware / Low-voltage differential signaling / Serial Peripheral Interface Bus

Draft VLBI Standard Hardware Interface Specification – VSI-H 9 February 2000 Table of Contents.

Add to Reading List

Source URL: www.vlbi.org

Language: English - Date: 2009-08-18 16:34:59
32Computer buses / PCI Express / Embedded systems / XFP transceiver / SerDes / Joint Test Action Group / MBus / Rx / Electronic engineering / Electronics / Computer hardware

T2080 CPU SD2 lane 0 TX/TX#, RX/RX# 32/64-bit DDR3

Add to Reading List

Source URL: www.embeddedplanet.com

Language: English - Date: 2014-09-16 22:23:28
33Clock signal / Electronic engineering / SerDes / Computer hardware / Computer buses / Low-voltage differential signaling

Draft VLBI Standard Hardware Interface Specification – VSI-H 04 May 2000 Table of Contents.

Add to Reading List

Source URL: www.vlbi.org

Language: English - Date: 2009-08-18 16:35:00
34Freescale Semiconductor / QorIQ / SerDes / Joint Test Action Group / Serial Peripheral Interface Bus / Universal asynchronous receiver/transmitter / Manufacturing / Electronics / Electronic engineering / Embedded systems

PDF Document

Add to Reading List

Source URL: www.embeddedplanet.com

Language: English - Date: 2014-09-16 22:19:51
35Joint Test Action Group / Universal Serial Bus / I²C / QorIQ / Bus / SerDes / COM / Conventional PCI / Digi Connect ME / Computer hardware / Computer buses / PCI Express

uCP1020 Industrial / IoT Gateway overview

Add to Reading List

Source URL: www.arcturusnetworks.com

Language: English - Date: 2015-03-06 18:20:54
36Oscillators / Jitter / Injection locking / Clock recovery / Phase detector / Clock signal / Clock / Frequency synthesizer / SerDes / Electronic engineering / Electronics / Electromagnetism

ISSCCSESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPERA Second-Order Semi-Digital Clock Recovery Circuit Based on Injection Locking

Add to Reading List

Source URL: cva.stanford.edu

Language: English - Date: 2005-12-01 13:38:05
37Fiber-optic communications / Field-programmable gate array / Nios embedded processor / Cyclone / Interlaken / SerDes Framer Interface / Computer hardware / Altera / Electronic engineering / Electronics

2007 Altera Corporate Template

Add to Reading List

Source URL: www.hotchips.org

Language: English - Date: 2013-07-28 00:12:19
38Input/output Buffer Information Specification / SPICE / Signal integrity / Simulation / Ibis / Ambient intelligence / Xilinx / Electronic engineering / Electronic design automation / Software

IBIS-AMI Experience, Leadership, Innovation, Commitment What are IBIS-AMI Models? IBIS-AMI models are behavioral models that support “plug and play” simulation of SerDes behavior using commercial EDA tools. They run

Add to Reading List

Source URL: www.sisoft.com

Language: English - Date: 2011-01-31 23:15:02
39Infrared Data Association / Xilinx / SerDes / Field-programmable gate array / PHY / FIFO / Electronic engineering / Computing / Electronics

FRAUNHOFER INSTITUTE FOR PHOTONIC MICROSYSTEMS IPMS 2 1

Add to Reading List

Source URL: www.ipms.fraunhofer.de

Language: English - Date: 2015-04-21 09:01:48
40Input/output Buffer Information Specification / SPICE / Signal integrity / Simulation / Ibis / Xilinx / Ambient intelligence / Electronic engineering / Electronic design automation / Software

IBIS-AMI Experience, Leadership, Innovation, Commitment WHAT ARE IBIS-AMI MODELS? IBIS-AMI models are models based on the IBIS Specification that provide “plug and play” simulation of SerDes behavior using commercial

Add to Reading List

Source URL: www.sisoft.com

Language: English - Date: 2015-01-26 14:40:57
UPDATE