<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2012-10-31 22:34:09X86 instructions CPUID Machine code SSE4 Time Stamp Counter Long mode SSE5 Intel Core X86 instruction listings Computer architecture X86 architecture Computing |
| Investigating Energy and Security Trade-offs in the Classroom With the Atom LEAP Testbed Peter A. H. Peterson Digvijay Singh Peter L. ReiherDocID: 1rqnO - View Document |
| Safely Accessing Time Stamps in Transactions Stephan Diestelhorst Advanced Micro Devices, Inc. Martin PohlackDocID: 1r1Cv - View Document |
| KVM as a Microsoft-compatible hypervisor. Vadim Rozenfeld <> KVM Forum, 2012DocID: 17XIu - View Document |
| A User Friendly TSC Clock Erik Corell1 , Philip Saxholm1 , and Darryl Veitch2 1 Lund Institute of Technology, Lund University, Lund, Sweden {cii99ec7,cii99ps7}@i.lth.seDocID: 15KeB - View Document |
| KVM as a Microsoft-compatible hypervisor. Vadim Rozenfeld <> KVM Forum, 2012DocID: 13IuR - View Document |