<--- Back to Details
First PageDocument Content
Static random-access memory / Microcontroller / Nonvolatile BIOS memory / NvSRAM / 1T-SRAM / Computer hardware / Computer memory / Non-volatile memory
Date: 2002-10-07 14:23:24
Static random-access memory
Microcontroller
Nonvolatile BIOS memory
NvSRAM
1T-SRAM
Computer hardware
Computer memory
Non-volatile memory

Add to Reading List

Source URL: www.cl.cam.ac.uk

Download Document from Source Website

File Size: 568,65 KB

Share Document on Facebook

Similar Documents

Dynamic random-access memory / Random-access memory / Synchronous dynamic random-access memory / Memory controller / DDR SDRAM / DDR3 SDRAM / Prefetch buffer / 1T-SRAM / Computer memory / Computer hardware / Computing

The  Memory  Hierarchy     Spring  2012   Instructors:     Aykut  &  Erkut  Erdem  

DocID: 1aJcp - View Document

Electronics / Static random-access memory / Dynamic random-access memory / Random-access memory / Application-specific integrated circuit / 1T-SRAM / Computer memory / Computer hardware / Computing

PDF Document

DocID: 17TTv - View Document

CPU cache / ARM9 / Random-access memory / Dynamic random-access memory / 1T-SRAM / Computer memory / Computer hardware / Computing

Microsoft Word - hotchips24_low power & high performance 3-D multimedia platform_abstract_v3

DocID: YCnY - View Document

Computer hardware / CMOS / Transistor / Dynamic random-access memory / Random-access memory / Renesas Electronics / High-k dielectric / Depletion-load NMOS logic / 1T-SRAM / Computer memory / Electronic engineering / Electronics

Next-generation Key CMOS Technologies 40nm Node CMOS Platform “UX8” FUKAI Toshinori, IKEDA Masahiro, TAKAHASHI Toshifumi, NATSUME Hidetaka Abstract The UX8 is the latest process from NEC Electronics. It uses the mos

DocID: Q92r - View Document

Electronic engineering / MoSys / 1T-SRAM / Dynamic random-access memory / SerDes / Cell / Random-access memory / Memory bandwidth / Throughput / Computer memory / Computing / Computer hardware

Bandwidth Engine® Serial Memory Chip Breaks 2 Billion Accesses/sec Michael J. Miller

DocID: 6d8t - View Document