First Page | Document Content | |
---|---|---|
![]() Date: 2003-01-08 23:21:54VHDL Altera EDIF Application-specific integrated circuit Programmable logic device Logic gate Verilog Synplicity Altera Quartus Electronic engineering Hardware description languages Logic synthesis | Source URL: www.altera.comDownload Document from Source WebsiteFile Size: 381,12 KBShare Document on Facebook |