<--- Back to Details
First PageDocument Content
Design / Integrated circuits / Mentor Graphics / Electronic design automation / Logic synthesis / Application-specific integrated circuit / Integrated circuit design / Field-programmable gate array / Cadence Design Systems / Electronic engineering / Electronics / Electronic design
Date: 2012-05-30 19:18:56
Design
Integrated circuits
Mentor Graphics
Electronic design automation
Logic synthesis
Application-specific integrated circuit
Integrated circuit design
Field-programmable gate array
Cadence Design Systems
Electronic engineering
Electronics
Electronic design

Add to Reading List

Source URL: s3.mentor.com.s3.amazonaws.com

Download Document from Source Website

File Size: 3,78 MB

Share Document on Facebook

Similar Documents

Temporal logic / Logic in computer science / Model checkers / Linear temporal logic / Computation tree logic / Model checking / PAT / Synthesis / Mathematics

Dissertation Reactive Synthesis: branching logic & parameteri zed systems Ayrat Khalimov Advisor: Roderick Bloem

DocID: 1xVvj - View Document

Synthesis of Logic Interpretations Jian Xiang, John Knight, Kevin Sullivan Department of Computer Science University of Virginia Charlottesville, VA USA {Jian,Knight,Sullivan}@cs.virginia.edu

DocID: 1vpwF - View Document

Reactive Synthesis from Signal Temporal Logic Specifications Vasumathi Raman Alexandre Donzé

DocID: 1uiFq - View Document

Prime Indicants: A Synthesis Method for Indicating Combinational Logic Blocks W. B. Toms, D. A. Edwards School of Computer Science, University of Manchester {tomsw,doug}@cs.man.ac.uk

DocID: 1u5OA - View Document

Switching Logic Synthesis for Reachability∗ Ankur Taly Ashish Tiwari Computer Science Dept., Stanford University

DocID: 1t1e9 - View Document