<--- Back to Details
First PageDocument Content
Electronic design automation / Electronic design / Integrated circuits / Finite-state machine / Logic simulation / Field-programmable gate array / Placement / Logic synthesis / Clock signal / Electronic engineering / Electronics / Digital electronics
Date: 2009-01-08 00:10:52
Electronic design automation
Electronic design
Integrated circuits
Finite-state machine
Logic simulation
Field-programmable gate array
Placement
Logic synthesis
Clock signal
Electronic engineering
Electronics
Digital electronics

Microsoft Word - fpga34-minkovich.docx

Add to Reading List

Source URL: cadlab.cs.ucla.edu

Download Document from Source Website

File Size: 345,21 KB

Share Document on Facebook

Similar Documents

Temporal logic / Logic in computer science / Model checkers / Linear temporal logic / Computation tree logic / Model checking / PAT / Synthesis / Mathematics

Dissertation Reactive Synthesis: branching logic & parameteri zed systems Ayrat Khalimov Advisor: Roderick Bloem

DocID: 1xVvj - View Document

Synthesis of Logic Interpretations Jian Xiang, John Knight, Kevin Sullivan Department of Computer Science University of Virginia Charlottesville, VA USA {Jian,Knight,Sullivan}@cs.virginia.edu

DocID: 1vpwF - View Document

Reactive Synthesis from Signal Temporal Logic Specifications Vasumathi Raman Alexandre Donzé

DocID: 1uiFq - View Document

Prime Indicants: A Synthesis Method for Indicating Combinational Logic Blocks W. B. Toms, D. A. Edwards School of Computer Science, University of Manchester {tomsw,doug}@cs.man.ac.uk

DocID: 1u5OA - View Document

Switching Logic Synthesis for Reachability∗ Ankur Taly Ashish Tiwari Computer Science Dept., Stanford University

DocID: 1t1e9 - View Document