Processor

Results: 6062



#Item
121

Timing Analysis for Sensor Network Nodes of the Atmega Processor Family ∗ Sibin Mohan1 , Frank Mueller1 , David Whalley2 and Christopher Healy3 1 Dept. of Computer Science, Center for Embedded Systems Research, North C

Add to Reading List

Source URL: moss.csc.ncsu.edu

- Date: 2004-12-13 09:52:03
    122

    6th Generation Intel® CoreTM Processor for IoT Computing Solutions – Overview With the launch of the 6th Generation Intel® Core™ Processor product family (formerly codenamed “Skylake”), Intel® takes performan

    Add to Reading List

    Source URL: www.portwell.com

    - Date: 2015-11-03 19:28:56
      123

      Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip By Andreas Olofsson Adapteva Inc, Lexington, MA, USA

      Add to Reading List

      Source URL: arxiv.org

      - Date: 2016-10-06 20:44:18
        124

        THE DESIGN SPACE OF REGISTER RENAMING TECHNIQUES TO BOOST PROCESSOR AND SYSTEM PERFORMANCE, VIRTUALLY ALL RECENT SUPERSCALARS RENAME REGISTERS. Dezsö Sima

        Add to Reading List

        Source URL: www.eecs.umich.edu

        - Date: 2016-09-06 09:27:52
          125

          CheckerMode : A hybrid scheme for timing analysis of modern processor pipelines involving hardware/software interactions Sibin Mohan and Frank Mueller Dept. of Computer Science, Center for Embedded Systems Research, Nort

          Add to Reading List

          Source URL: moss.csc.ncsu.edu

          - Date: 2007-04-09 12:31:57
            126

            XMC4400 Microcontroller Series for Industrial Applications XMC4000 Family ARM® Cortex®-M4 32-bit processor core

            Add to Reading List

            Source URL: www.eccn.com

              127

              Standard Business Class Desktop vPro Enabled Standard Business Class Desktop Configuration Processor: Intel Core i56M Cache, 3.20 GHz, 4 cores, 4 threads)

              Add to Reading List

              Source URL: das.ohio.gov

              - Date: 2016-11-01 10:30:04
                128

                High Order Seismic Simulations on the Intel Xeon Phi Processor (Knights Landing) Alexander Heinecke1 , Alexander Breuer2 , Michael Bader3 , and Pradeep Dubey1 1 2 3

                Add to Reading List

                Source URL: pcl.intel-research.net

                - Date: 2016-07-08 11:41:45
                  129

                  PowerEdge R730 A highly versatile, two-socket 2U rack server with impressive processor performance, a large memory footprint, extensive I/O options and a choice of dense, highperformance storage or low-cost, high-capacit

                  Add to Reading List

                  Source URL: i.dell.com

                  - Date: 2016-03-31 21:21:50
                    130

                    Hybrid Timing Analysis of Modern Processor Pipelines via Hardware/Software Interactions ∗ Sibin Mohan and Frank Mueller Dept. of Computer Science, Center for Efficient, Secure and Reliable Computing, North Carolina Sta

                    Add to Reading List

                    Source URL: moss.csc.ncsu.edu

                    - Date: 2008-03-07 15:57:58
                      UPDATE