<--- Back to Details
First PageDocument Content
Branch predictor / Central processing unit / Software optimization / Microarchitecture / Alpha 21264 / Instruction-level parallelism / Benchmark / Computer performance / Simulation / Computer architecture / Computing / Computer engineering
Date: 2007-09-24 05:11:16
Branch predictor
Central processing unit
Software optimization
Microarchitecture
Alpha 21264
Instruction-level parallelism
Benchmark
Computer performance
Simulation
Computer architecture
Computing
Computer engineering

Microsoft Word - Final_versionEuroSim2007 _2_.doc

Add to Reading List

Source URL: webspace.ulbsibiu.ro

Download Document from Source Website

File Size: 584,06 KB

Share Document on Facebook

Similar Documents

P5 / Alpha 21164 / Alpha 21064 / Instruction set architectures / Alpha 21264 / DEC Alpha

Hardware Support for Out-of-Order Instruction Profiling on Alpha 21264a Lance Berc & Mark Vandevoorde Joint work with: Jennifer Anderson, Jeff Dean, Sanjay Ghemawat, Ghemawat,

DocID: 1afOl - View Document

Branch predictor / Boolean algebra / Alpha 21264 / CPU cache / Branch misprediction / Lookup table / Boolean function / Boolean circuit / Computing / Computer architecture / Computer hardware

Boolean Formula-based Branch Prediction for Future Technologies Daniel A. Jim´enez Dept. of Computer Sciences The University of Texas at Austin Austin, TX 78712 

DocID: 18P96 - View Document

Central processing unit / Branch predictor / Instruction set architectures / Alpha 21264 / Register renaming / DEC Alpha / CPU cache / Out-of-order execution / Re-order buffer / Computer architecture / Computer hardware / Computer engineering

Today’s Big Idea CS252 Graduate Computer Architecture Lecture 18:

DocID: 18NJW - View Document

Memory dependence prediction / Memory disambiguation / CPU cache / Alpha 21264 / Microarchitecture / Structural load / Central processing unit / Branch predictor / Computer architecture / Computer engineering / Computer hardware

Counting Dependence Predictors Undergraduate Honors Thesis Franziska Roesner Department of Computer Sciences The University of Texas at Austin

DocID: 18q1u - View Document

Memory dependence prediction / Memory disambiguation / Branch predictor / CPU cache / Alpha 21264 / Microarchitecture / Structural load / Central processing unit / Explicit Data Graph Execution / Computer architecture / Computer engineering / Computer hardware

Appears in the Proceedings of the 35th Annual International Symposium on Computer Architecture Counting Dependence Predictors Franziska Roesner Doug Burger

DocID: 17Vvq - View Document