<--- Back to Details
First PageDocument Content
Central processing unit / Digital signal processing / Instruction set architectures / Assembly languages / Instruction set / ARM architecture / Digital signal processor / Reduced instruction set computing / Addressing mode / Computer architecture / Computing / Electronics
Date: 2003-02-19 09:09:41
Central processing unit
Digital signal processing
Instruction set architectures
Assembly languages
Instruction set
ARM architecture
Digital signal processor
Reduced instruction set computing
Addressing mode
Computer architecture
Computing
Electronics

SOFLOPO: Towards Systematic Software Exploitation for Low-Power Designs

Document is deleted from original location.
Use the Download Button below to download from the Web Archive.

Download Document from Web Archive

File Size: 1.008,78 KB