<--- Back to Details
First PageDocument Content
Cybernetics / Computing / Perceptron / Statistics / Alpha 21264 / Artificial neural network / PAQ / Artificial neuron / Branch misprediction / Neural networks / Computational neuroscience / Branch predictor
Date: 2004-12-19 12:30:02
Cybernetics
Computing
Perceptron
Statistics
Alpha 21264
Artificial neural network
PAQ
Artificial neuron
Branch misprediction
Neural networks
Computational neuroscience
Branch predictor

Dynamic Branch Prediction with Perceptrons Daniel A. Jim´enez Calvin Lin

Add to Reading List

Source URL: www.cs.utexas.edu

Download Document from Source Website

File Size: 144,15 KB

Share Document on Facebook

Similar Documents

Branch predictor / Branch misprediction / Assembly languages / Instruction set / Branch predication / Compiler optimization / ARM architecture / Processor register / Classic RISC pipeline / Computer architecture / Central processing unit / Instruction set architectures

Reducing the Cost of Conditional Transfers of Control by Using Comparison Specifications William Kreahling Western Carolina University

DocID: 1graT - View Document

Branch predictor / Boolean algebra / Alpha 21264 / CPU cache / Branch misprediction / Lookup table / Boolean function / Boolean circuit / Computing / Computer architecture / Computer hardware

Boolean Formula-based Branch Prediction for Future Technologies Daniel A. Jim´enez Dept. of Computer Sciences The University of Texas at Austin Austin, TX 78712 

DocID: 18P96 - View Document

Central processing unit / Parallel computing / Branch predication / Instruction set / Branch misprediction / Superscalar / Computer architecture / Computing / Computer engineering

Parallel Architectures and Compilation Techniques PACT 2001

DocID: 17IW6 - View Document

Computer engineering / Register renaming / Branch misprediction / Prediction / R10000 / Loop unwinding / Branch / Lookup table / DEC Alpha / Computing / Computer architecture / Branch predictor

Lecture 5: VLIW, Software Pipelining, and Limits to ILP Professor David A. Patterson Computer Science 252 Spring 1998

DocID: 15n9k - View Document

Computing / CPU cache / Data dependency / Branch misprediction / Branch predictor / Instruction set / Memory disambiguation / Computer hardware / Central processing unit / Computer engineering

ReSlice: Selective Re-Execution of Long-Retired Misspeculated Instructions Using Forward Slicing ∗ Smruti R. Sarangi, Wei Liu, Josep Torrellas, and Yuanyuan Zhou University of Illinois at Urbana-Champaign {sarangi,liuw

DocID: ZBdm - View Document