Back to Results
First PageMeta Content
Graphics hardware / Computer architecture / GPGPU / Video cards / Parallel computing / Graph partition / Dryad / Scheduling / Dataflow / Computing / Concurrent computing / Computer hardware


Scheduling Dataflow Execution Across Multiple Accelerators Jon Currey, Adam Eversole, and Christopher J. Rossbach Microsoft Research ABSTRACT
Add to Reading List

Document Date: 2014-04-07 11:45:16

Open Document

File Size: 200,34 KB

Share Result on Facebook

City

New York / Paris / Berlin / Analysis / /

Company

Amazon / GPU / Wordware Publishing Inc. / IEEE Computer Society Press / MultiCore Systems / NVIDIA / Microsoft / Intel / /

Country

United States / /

Currency

USD / /

/

Facility

building APIs / /

IndustryTerm

heterogeneous devices / image processing pipelines / text mining workloads / front-end programming tools / important parallel applications / concurrent applications / hardware/software boundary / heterogeneous processors / simplified data processing / computer vision algorithms / heterogeneous systems / streaming applications / programmable devices / combinatorial graph bisection algorithm / deep belief network / cell broadband engine processor / make systems / deep belief neural network / real-time constraints / Optical flow algorithms / image-processing pipeline / considerable systems / energy function / neural network / image processing / graphics processors / Liquid metal / brute force search / bisection algorithm / context-dependent deep networks / cluster-as-service systems / opencl devices / computing / Compute-bound algorithms / distributed computing clusters / attractive solution / gpus as compute devices / /

OperatingSystem

Windows Server 2008 / /

Person

A. Prokopec / V / Graph Clone / Adam Eversole / M. Isard / V / Maestro / Christopher J. Rossbach / H. Chafi / V / /

Position

high fidelity model for the partitioner / starss programming model for platforms with multiple gpus / General / model / greedy scheduler / scheduler / programming model for the cell BE architecture / programmer / na¨ıve scheduler / /

Product

1 GPU Scheduling Policy Description FIFO / Scheduling Policy Description FIFO / /

ProgrammingLanguage

L / /

ProvinceOrState

New York / /

PublishedMedium

Lecture Notes in Computer Science / /

Technology

FPGA / Object-oriented programming / cell broadband engine processor / speech recognition / graphics processors / Compute-bound algorithms / ESA / Cloning / machine learning / Operating System / scheduling algorithm / image processing / Operating Systems / combinatorial graph bisection algorithm / Optical flow algorithms / computer vision algorithms / neural network / java / programming graphics processors / bisection algorithm / Parallel Processing / /

SocialTag