<--- Back to Details
First PageDocument Content
Software optimization / Central processing unit / Cache / Hardware performance counter / International Parallel and Distributed Processing Symposium / Profiling / Parallel computing / CPU cache / Pin / Computing / Computer programming / Profilers
Date: 2003-04-26 07:42:01
Software optimization
Central processing unit
Cache
Hardware performance counter
International Parallel and Distributed Processing Symposium
Profiling
Parallel computing
CPU cache
Pin
Computing
Computer programming
Profilers

Add to Reading List

Source URL: www.netlib.org

Download Document from Source Website

File Size: 421,72 KB

Share Document on Facebook

Similar Documents

Computer architecture / Computing / Computer engineering / Stack machines / Central processing unit / Instruction set architectures / X86 architecture / Floating point / X87 / Stack / Processor register / X86

CS:APP2e Web Aside ASM:X87: X87-Based Support for Floating Point∗ Randal E. Bryant David R. O’Hallaron June 5, 2012

DocID: 1ru2k - View Document

Electronic engineering / Computing / Engineering / Electronic design automation / Microprocessors / Central processing unit / Digital electronics / Electronic design / Adder / Propagation delay / Standard cell / Static timing analysis

Proc. Asia South Pacific Design Automation Conf. (ASP-DAC), Shanghai, China, vol. 1, Jan. 2005, pp. I/2-I/7. Opportunities and Challenges for Better Than Worst-Case Design Todd Austin, Valeria Bertacco, David Blaauw, an

DocID: 1rqwy - View Document

Central processing unit / Computing / Computer engineering / Operations research / Software / Kernel / Load / Simulation / Protection ring

SURF 101 Getting Started with SIMGRID Models Da SimGrid Team April 22, 2014

DocID: 1rnRw - View Document

Computing / Computer architecture / Computer engineering / Central processing unit / Cache / Computer memory / Processor register / Microarchitecture / Cache memory / Optimizing compiler / Instruction set / Locality of reference

Computer Systems A Programmer’s Perspective, Second Edition 1 Randal E. Bryant David R. O’Hallaron January 13, 2010

DocID: 1rmgs - View Document

Computing / Virtual memory / Computer memory / Memory management / Computer hardware / Computer architecture / Central processing unit / Page table / Memory management unit / Thrashing / Paging / Address space

Chapter 9 Virtual Memory Processes in a system share the CPU and main memory with other processes. However, sharing the main memory poses some special challenges. As demand on the CPU increases, processes slow down in s

DocID: 1rlbN - View Document