Back to Results
First PageMeta Content
Computer memory / Instruction set architectures / Central processing unit / Assembly languages / Minicomputers / Memory address / Addressing mode / Motorola 68000 / CPU cache / Computer architecture / Computer hardware / Computing


Imperial College London Department of Computing
Add to Reading List

Document Date: 2009-10-22 13:42:54

Open Document

File Size: 551,00 KB

Share Result on Facebook

Company

Prentice-Hall / Intel / /

/

Facility

STORE R2 / STORE R1 / Imperial College / STORE Rn / /

Holiday

Christmas / /

IndustryTerm

memory chip / database server / computer systems / little-endian systems / obvious solution / main memory hardware / web resource / memory chips / multiplication algorithm / big-endian systems / /

OperatingSystem

Linux / /

Organization

Memory Organisation CPU Organisation / CPU Organisation / Data Bus 000FH 000FH Data Bus Control Unit / Computer Organization / Imperial College London Department / Central Processing Unit / Arithmetic & Logic Unit / /

Person

John von Neumann / N. Dulay / Purpose Register / JIM SMITH / Andrew S. Tannenbaum / Purpose Registers / /

Position

semi-conductor / model / architect / machine model / General / mathematician / programmer / /

Product

RAM / /

ProgrammingLanguage

Assembly Language / C / /

RadioStation

01 Word 24 / 24 Word 24 / /

Technology

two memory chips / DDR SDRAM / RAM chips / RAM / RAM Chip / 8 memory chips / memory chip / FLASH memory / 4x2=8 RAM chips / Linux / ASCII / multiplication algorithm / cache memory / http / SDRAM / Random Access / SRAM / memory chips / Flash / LITTLE-ENDIAN / /

URL

www.doc.ic.ac.uk/~nd/architecture / http /

SocialTag