Back to Results
First PageMeta Content
Central processing unit / Memory management / Computer memory / CPU cache / Cache / Compiler optimization / Garbage collection / Microarchitecture / Cell / Computer architecture / Computer hardware / Computing


Profiling R on a Contemporary Processor Shriram Sridharan Jignesh M. Patel University of Wisconsin–Madison
Add to Reading List

Document Date: 2014-09-06 08:35:45


Open Document

File Size: 1,25 MB

Share Result on Facebook

Company

Intel / /

/

Facility

Backend stall / Reservation Station / TALU ALU stalls Actual / TBe TILD ILD stalls Actual / The pipeline / Madison University of Wisconsin / TDT LB DTLB stalls / TIT LB ITLB stalls / The stall / RARU stalls / LR L2 Stalls KM L3 Stalls MM DTLB stalls / Frontend stall / Branch Misprediction Stalls / Rename Unit stalls Stall / TM ISC Other stalls Estimated / Stalls L2 Stalls L3 Stalls DTLB Stalls / Issued Reservation Station / DTLB stalls / Frontend Stalls Frontend stalls / Frontend Stalls / L3 stalls / TL2 L2 stalls / DRAM Stall / Actual stall / TL3 L3 stalls / ALU stalls / L1D stalls / Patel University of Wisconsin / Instruction Length Decoder stalls Instruction Decode Unit / The Reservation Station / L3 Stall / Backend Stalls / TBe Backend stall / Memory stalls / /

IndustryTerm

data mining tool / printing / airline / contemporary processor / database products / cacheconscious algorithms / computing / /

OperatingSystem

Scientific Linux / L3 / /

Organization

IMC / University of Wisconsin / /

Person

Actual Length / /

Position

data scientist / collector / garbage collector / garbage collector to control the values / Major / Scheduler / forward / controller / /

ProgrammingLanguage

SQL / Fortran / Lisp / S programming language / R / FALSE / C / /

ProvinceOrState

Wisconsin / Hawaii / /

Technology

functional programming / RAM / Linux / ascii / data mining / machine learning / contemporary processor / /

URL

http /

SocialTag