SYNERGISTIC CACHING IN SINGLE-CHIP MULTIPROCESSORS a dissertation submitted to the department of electrical engineering and the committee on graduate studies - Microarchitecture - Document - PDFSEARCH.IO

First Page	Meta Content
	SYNERGISTIC CACHING IN SINGLE-CHIP MULTIPROCESSORS a dissertation submitted to the department of electrical engineering and the committee on graduate studies Add to Reading List Document Date: 2005-12-01 13:38:05 Open Document File Size: 526,53 KB Share Result on Facebook Company Baseline Hardware / / Facility University Committee / / IndustryTerm on-chip processors / / Organization University Committee on Graduate Studies / stanford university / / Person William James Dally / Sarah Leilani Harris / Mark A. Horowitz / Christos Kozyrakis Approved / / Position Principal Adviser / / Technology caching system / systems Chip / on-chip processors / 3.4 Protocols / CACHING / one processor / 8 2.1 Chip / CMP / / SocialTag Cache Computer architecture Central processing unit Computer engineering Microprocessors CPU cache Microarchitecture Computer memory Computer hardware Computing

SYNERGISTIC CACHING IN SINGLE-CHIP MULTIPROCESSORS a dissertation submitted to the department of electrical engineering and the committee on graduate studiesAdd to Reading List