Design Planning for Partial Reconfiguration

First Page		Document Content
Field-programmable gate array Electronic design automation Nios II ALGOL 68 Placement Joint Test Action Group Region-based memory management Partial re-configuration Electronic engineering Electronics Altera		Design Planning for Partial Reconfiguration Add to Reading List Source URL: www.altera.com Download Document from Source Website File Size: 615,34 KB Share Document on Facebook

	REGION-BASED MEMORY MANAGEMENT FOR EXPRESSIVE GPU PROGRAMMING Eric Holk Submitted to the faculty of the University Graduate School DocID: 1tJGL - View Document
	Region-Based Memory Management in Cyclone ∗ Dan Grossman Michael Hicks Greg Morrisett Trevor Jim† DocID: 1sVGD - View Document
	ACDC: Towards a Universal Mutator for Benchmarking Heap Management Systems Martin Aigner Christoph M. Kirsch DocID: 1qR0e - View Document
	Region-based Memory Management for GPU Programming Languages Enabling Rich Data Structures on a Spartan Host Andrew Lumsdaine Ar DocID: 1pFko - View Document
	REGION-BASED MEMORY MANAGEMENT FOR EXPRESSIVE GPU PROGRAMMING Eric Holk Submitted to the faculty of the University Graduate School DocID: 1pnvi - View Document