Back to Results
First PageMeta Content
Instruction set architectures / Microprocessors / Parallel computing / UltraSPARC III / UltraSPARC IV / UltraSPARC T2 / SPARC / MIPS architecture / Reduced instruction set computing / Computer hardware / Computer architecture / Central processing unit


Introduction to UltraSPARC Architecture
Add to Reading List

Document Date: 2009-09-03 02:34:34

Open Document

File Size: 647,60 KB

Share Result on Facebook

Company

UltraSPARC Architecture 5 / Motorola / Sun / /

Event

Employment Change / /

Facility

University Roots / /

IndustryTerm

gate-array chips / i386 systems / 680x0 systems / /

OperatingSystem

Unix / BSD / /

Organization

Stanford University / Stanford / /

Person

Evangelist / David Weaver / David Patterson / /

Position

part-time consultant / Professor / memory controller / non-680x0 Unix player / Engineer / /

Technology

two gate-array chips / multiscalar RISC chip / SPARC processor / GP processor / GP processors / Unix / key processors / /

SocialTag