MIPS

Results: 486



#Item
31Interrupts / Instruction set architectures / Management Data Input/Output / Central processing unit / Universal asynchronous receiver/transmitter / IEEE 802.11n-2009 / IEEE 802.11 / Control register / MIPS instruction set

Data Sheet PRELIMINARY December 2010 AR9331 Highly-Integrated and Cost Effective IEEE 802.11n 1x1 2.4 GHz SoC for AP and Router Platforms

Add to Reading List

Source URL: www.openhacks.com

Language: English - Date: 2013-10-03 09:25:08
32Cognition / Perception / Cognitive science / Advanced RISC Computing / MIPS instruction set / Motion perception / Neuroscience / Nervous system

This article appeared in a journal published by Elsevier. The attached copy is furnished to the author for internal non-commercial research and education use, including for instruction at the authors institution and shar

Add to Reading List

Source URL: www.georgemather.com

Language: English - Date: 2013-05-14 10:27:56
33

Floating Point Arithmetic IEEE 754 for MIPS Computer Systems Architecture http://cs.nott.ac.uk/∼txa/g51csa/

Add to Reading List

Source URL: www.cs.nott.ac.uk

Language: English - Date: 2008-11-03 06:12:06
    34

    CMS-5517-P 823 TABLE B: Proposed Existing Quality Measures That Are Calculated for 2017 MIPS Performance That Do Not Require Data Submission

    Add to Reading List

    Source URL: policymed.typepad.com

    Language: English - Date: 2016-05-23 21:40:30
      35

      Memory-Mapped I/O MIPS Coprocessor 0 Input and Output

      Add to Reading List

      Source URL: www.cs.nott.ac.uk

      Language: English - Date: 2008-11-24 05:52:53
        36Computer architecture / Computing / Instruction set architectures / Computer engineering / Parallel computing / Classes of computers / Advanced RISC Computing / MIPS instruction set / System on a chip / PowerPC / Computer / Multiprocessing

        Gregory Ichneumon Brown Web: www.gregorypbrown.com Phone:

        Add to Reading List

        Source URL: greg.ichneumon.net

        Language: English - Date: 2015-01-21 23:31:22
        37

        Signedness and Overflow Multiplication and Division MIPS Instructions

        Add to Reading List

        Source URL: www.cs.nott.ac.uk

        Language: English - Date: 2008-10-20 06:36:52
          38

          DD1: A QDI, Radiation-Hard-by-Design, Near-Threshold 18uW/MIPS Microcontroller in 40nm Bulk CMOS Sean Keller, Alain J. Martin, Chris Moore California Institute of Technology Pasadena, CA 91125, USA &

          Add to Reading List

          Source URL: www.async.caltech.edu

          Language: English - Date: 2015-05-12 21:31:58
            39

            Website Preamble - MIPS/APMS

            Add to Reading List

            Source URL: innovation.cms.gov

            Language: English
              40

              AMULET3: a 100 MIPS Asynchronous Embedded Processor S. B. Furber, D. A. Edwards and J. D. Garside, Department of Computer Science, The University of Manchestel; Oxford Road, Manchester M13 9PL, UK. sfurbel; dedwards, jga

              Add to Reading List

              Source URL: apt.cs.manchester.ac.uk

              Language: English - Date: 2014-05-13 09:16:31
                UPDATE