Logic analyzer

Results: 53



#Item
1Aluminum: Principled Scenario Exploration through Minimality Tim Nelson1 , Salman Saghafi1 , Daniel J. Dougherty1 , Kathi Fisler1 , Shriram Krishnamurthi2 1  Department of Computer Science

Aluminum: Principled Scenario Exploration through Minimality Tim Nelson1 , Salman Saghafi1 , Daniel J. Dougherty1 , Kathi Fisler1 , Shriram Krishnamurthi2 1 Department of Computer Science

Add to Reading List

Source URL: web.cs.wpi.edu

Language: English - Date: 2013-04-15 14:14:29
2TravelBus 2 in 1 Analyzer (Protocol & Logic) • PC-based, USB 3.0 interface/powered • 200 MHz timing/state analysis • Digital channels : 16 (Data), 1 (Clock), 2 (I²C) • Memory : PC RAM

TravelBus 2 in 1 Analyzer (Protocol & Logic) • PC-based, USB 3.0 interface/powered • 200 MHz timing/state analysis • Digital channels : 16 (Data), 1 (Clock), 2 (I²C) • Memory : PC RAM

Add to Reading List

Source URL: www.acute.com.tw

Language: English - Date: 2016-01-18 04:17:34
3Cheap Logic Analyzer +5V IC1 1

Cheap Logic Analyzer +5V IC1 1

Add to Reading List

Source URL: www.tedrossin.net46.net

- Date: 2013-12-09 20:42:17
    4The parallel implementation of the Astr´ ee static analyzer David Monniaux  http://www.di.ens.fr Centre national de la recherche scientifique (CNRS)

    The parallel implementation of the Astr´ ee static analyzer David Monniaux http://www.di.ens.fr Centre national de la recherche scientifique (CNRS)

    Add to Reading List

    Source URL: www-verimag.imag.fr

    Language: English - Date: 2007-10-18 09:45:46
    5Debugging Techniques Using the Vivado Logic Analyzer FPGA 2 FPGA21000-ILT (v1.0)

    Debugging Techniques Using the Vivado Logic Analyzer FPGA 2 FPGA21000-ILT (v1.0)

    Add to Reading List

    Source URL: www.xilinx.com

    Language: English - Date: 2014-12-05 12:16:56
      6OMEGA LOGIC ANALYZER Reference Manual  ASIX s.r.o.

      OMEGA LOGIC ANALYZER Reference Manual ASIX s.r.o.

      Add to Reading List

      Source URL: www.asix.net

      Language: English - Date: 2015-04-16 09:14:54
      7TOTAL PHASE Total Phase Features the Beagle™ USB 5000 SuperSpeed Protocol Analyzer, Winner of the 2012 Best in Test Award, at the Intel Developer Forum in Beijing Intel Developer Forum, Beijing, China – April 11, 201

      TOTAL PHASE Total Phase Features the Beagle™ USB 5000 SuperSpeed Protocol Analyzer, Winner of the 2012 Best in Test Award, at the Intel Developer Forum in Beijing Intel Developer Forum, Beijing, China – April 11, 201

      Add to Reading List

      Source URL: www.usb.org

      Language: English - Date: 2012-04-10 19:46:18
      8Replace this file with prentcsmacro.sty for your meeting, or with entcsmacro.sty for your meeting. Both can be found at the ENTCS Macro Home Page. GoannaSMT – A Static Analyzer with SMT-based Refinement

      Replace this file with prentcsmacro.sty for your meeting, or with entcsmacro.sty for your meeting. Both can be found at the ENTCS Macro Home Page. GoannaSMT – A Static Analyzer with SMT-based Refinement

      Add to Reading List

      Source URL: www.cse.unsw.edu.au

      Language: English - Date: 2013-01-01 17:52:59
      9Preventing Arithmetic Overflows in Alloy Aleksandar Milicevica,∗, Daniel Jacksona a Massachusetts Institute of Technology Computer Science and Artificial Intelligence Laboratory,

      Preventing Arithmetic Overflows in Alloy Aleksandar Milicevica,∗, Daniel Jacksona a Massachusetts Institute of Technology Computer Science and Artificial Intelligence Laboratory,

      Add to Reading List

      Source URL: people.csail.mit.edu

      Language: English - Date: 2014-07-07 17:53:08