Jitter - PDFSEARCH.IO - Document Search Engine

Jitter
Results: 625

#	Item
81	Electrical BERT Module PN L-6001-EBERT-3 DESCRIPTION EBERT is a Bit Error Rate Test module that plugs in to the XBERT and ParalleX™ Chassis. EBERT-3 can generate and receive electrical data from 9.9 Gb/s up to 11.3 Gb/ Add to Reading List Source URL: www.luceotec.com Language: English - Date: 2010-04-06 07:34:05 Data transmission Electronic test equipment Bit error rate Network performance Ratios Jitter Oscilloscope Multi-gigabit transceiver Electronics Measurement Technology
82	ECDR Module PN L-6001-ECDR10-2 DESCRIPTION ECDR10-2 is an electrical clock & data recovery module that plugs into the XBERT and ParalleX™ Chassis. Covering a data-rate of 9.9 to 11.1Gb/s, the module is suitable for app Add to Reading List Source URL: www.luceotec.com Language: English - Date: 2010-04-06 07:40:08 Network architecture Jitter Synchronization Synchronous optical networking 10 Gigabit Ethernet Clock signal G.709 Optical Carrier transmission rates Multi-gigabit transceiver Ethernet Electronics Telecommunications engineering
83	Microsoft Word - OIF-LRI-02.0 Final.doc Add to Reading List Source URL: www.oiforum.com Language: English - Date: 2006-08-15 18:49:43 Fiber-optic communications Consortia Optical Internetworking Forum Networking hardware Jitter Transceiver Transponder Optical fiber Computer network Electronics Technology Electronic engineering
84	Phase Shifter Module PN L-6001-PHS6-1 DESCRIPTION PHS6-1 is a phase shifter module that plugs into the XBERT and ParalleX™ Chassis. The phase shifter module splits the REF-CLK into 6 different REF-CLK output signals, w Add to Reading List Source URL: www.luceotec.com Language: English - Date: 2010-04-06 06:32:12 Jitter Synchronization Clock signal
85	Pattern Generator Module L-6001-EPG428-1 DESCRIPTION EPG428 is an Electrical Pattern Generator module that plugs into the ParalleX® Chassis. EPG428 can generate 4 channel electrical data from 2 Gb/s up to 28 Gb/s. Clock Add to Reading List Source URL: www.luceotec.com Language: English - Date: 2015-04-20 19:10:22 Jitter Synchronization Clock signal SerDes Bit error rate Electronics Measurement Telecommunications engineering
86	Journal of VLSI Signal Processing,2, 1991KluwerAcademicPublishers, Boston. Manufacturedin The Netherlands. Comparison of Tree and Straight-Line Clocking for Long Systolic Arrays MARIOS D. DIKAIAKOS AND K Add to Reading List Source URL: linc.ucy.ac.cy Language: English - Date: 2013-07-11 05:24:46 Electromagnetism Digital electronics Synchronization Clock skew Clock distribution network Flip-flop Jitter Normal distribution Electronics Clock signal Electronic engineering
87	Conference January 29 - February 1, 2007 Exhibition January, 2007 Santa Clara, California CD-ROM Technical Paper Proceedings Sponsor www.bertscope.com Add to Reading List Source URL: www.designcon.com Language: English - Date: 2014-12-22 13:34:10 Technology Computer memory Rambus Altera Tektronix Field-programmable gate array Signal integrity Advanced Microcontroller Bus Architecture Jitter Electronic engineering Fabless semiconductor companies Electronics
88	System Level Performance Analysis - the SymTA/S Approach Rafik Henia, Arne Hamann, Marek Jersak, Razvan Racu, Kai Richter, Rolf Ernst Institute of Computer and Communication Network Engineering Technical University of Br Add to Reading List Source URL: www.symtavision.com Language: English - Date: 2012-10-31 05:01:40 Analysis Sensitivity analysis Rate-monotonic scheduling Science Technology Synchronization Jitter Electronics
89	MONITOR - DATA SHEET TDS 24 The Endace Division of Emulex provides a portfolio of network visibility products. All EndaceProbe™ Intelligent Network Recorders (INRs) and EndaceDAG™ Data Capture Cards are equipped wit Add to Reading List Source URL: www.emulex.com Language: English Jitter Global Positioning System Emulex Technology IRIG timecode Inter-Range Instrumentation Group
90	Jitter Based Delay Boundary Prediction of Wide-Area Networks Qiong Li Philips Research David L. Millsy University of Delaware Add to Reading List Source URL: www.eecis.udel.edu Language: English - Date: 2001-06-05 19:20:08 Statistics Computer networking Stochastic processes Teletraffic Synchronization Jitter Queueing theory Packet delay variation Lag Network performance Computing Electronics

UPDATE