NUMA-aware algorithms: the case of data shuffling

First Page		Document Content
Date: 2012-12-03 12:02:45 Intel QuickPath Interconnect LGA Parallel computing Non-Uniform Memory Access Xeon Acer Laboratories Incorporated Data dependency Socket S1 Computer hardware Computing Nehalem		NUMA-aware algorithms: the case of data shuffling Add to Reading List Source URL: www.cidrdb.org Download Document from Source Website File Size: 624,62 KB Share Document on Facebook

	Cache Line Aware Optimizations for ccNUMA Systems Sabela Ramos Torsten Hoefler Computer Architecture Group DocID: 1lwmP - View Document
	Intel® Xeon® Processor E78800Product Families Datasheet Volume 2 of 2 April 2011 Document Number: DocID: 1aXQ0 - View Document
	Intel® Xeon® Processor E74800/8800 v3 Product Families Datasheet - Volume 1: Electrical, Mechanical and Thermal May 2015 Reference Number: 001US DocID: 1aU88 - View Document
	Intel® Xeon® Processor E74800/8800 v3 Product Families Datasheet - Volume 1: Electrical, Mechanical and Thermal May 2015 Reference Number: 001US DocID: 1aOU9 - View Document
	Intel® Xeon® Processor E78800Product Families Datasheet Volume 2 of 2 April 2011 Document Number: DocID: 1aLol - View Document