<--- Back to Details
First PageDocument Content
Integrated circuits / Hardware verification languages / Synopsys / Hardware description language / Electronic system-level design and verification / Signoff / Logic synthesis / Integrated circuit design / SystemVerilog / Electronic engineering / Electronic design automation / Electronic design
Date: 2014-12-15 13:24:22
Integrated circuits
Hardware verification languages
Synopsys
Hardware description language
Electronic system-level design and verification
Signoff
Logic synthesis
Integrated circuit design
SystemVerilog
Electronic engineering
Electronic design automation
Electronic design

SNPS[removed]10-K

Add to Reading List

Source URL: synopsys.com

Download Document from Source Website

File Size: 3,66 MB

Share Document on Facebook

Similar Documents

TECHNOLOGY OFFER OPTICAL DIODE Integrated optical circuits and sensitive optical components such as semiconductor laser diodes must be protected from back reflection. A conventional solution to this problem is Faraday op

DocID: 1vqOm - View Document

Synthetic Biology: Integrated Gene Circuits Nagarajan Nandagopal, et al. Science 333, ); DOI: scienceThis copy is for your personal, non-commercial use only.

DocID: 1vbsA - View Document

i AN EFFICIENT I/O AND CLOCK RECOVERY DESIGN FOR TERABIT INTEGRATED CIRCUITS A DISSERTATION

DocID: 1v27h - View Document

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 7, JULYSynthesis of Timed Circuits Based on Decomposition Tomohiro Yoneda, Member, IEEE, and Chris J. Myers, Senior Mem

DocID: 1uNnn - View Document

1042 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 29, NO. 7, JULY 2010 Time-Stepping Numerical Simulation of Switched Circuits Within the Nonsmooth Dynamical

DocID: 1ut9H - View Document