<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Logic design Hardware description languages Hardware verification languages Post-silicon validation Prototype FPGA prototype Field-programmable gate array System on a chip Transaction-level modeling Electronic engineering Electronic design automation Electronic design |
Add to Reading List |
WILLEMS LAYOUT[removed]:43 AM | arXiv:1404.3465v1 [cs.CR] 14 AprNetwork-on-Chip Firewall: Countering Defective and Malicious System-on-Chip Hardware Michael LeMay∗, Carl A. Gunter University of Illinois at Urbana-ChampaignDocID: 1v4ku - View Document |
| myCSoC: Design Explorations With Your Configurable System on a ChipDocID: 1uSVe - View Document |
| myCSoC: Design Explorations With Your Configurable System on a ChipDocID: 1uO2g - View Document |
| Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip By Andreas Olofsson Adapteva Inc, Lexington, MA, USADocID: 1uuhM - View Document |
| myCSoC: Design Explorations With Your Configurable System on a ChipDocID: 1udjC - View Document |