Back to Results
First PageMeta Content
Numerical linear algebra / Numerical software / Computer memory / Embedded microprocessors / Central processing unit / General Matrix Multiply / LEON / Direct memory access / CPU cache / Computer hardware / Computer architecture / Computing


Level-3 BLAS on Myriad Multi-Core Media-Processor SoC 1 Tomasz Szydzik 1
Add to Reading List

Document Date: 2014-08-04 15:33:27

Open Document

File Size: 459,02 KB

Share Result on Facebook

Company

Movidius Ltd. / /

/

Facility

University of Las Palmas / Library Instantiation Subprograms / I Port / CMX Port / Port Execute / CMX Instr Port / /

IndustryTerm

media-processor / software framework / cell processor / imaging / bank / /

OperatingSystem

BSD / /

Organization

Institute for Applied Microelectronics / University of Las Palmas of Gran Canaria / Stanford / /

Person

M. Kistler / V / SAU VAU CMU / David Moloney / David Moloney Codecart / G. Van Zee / /

Position

Micro-kernels Assembly C99 Assembly C99 Assembly C99 Assembly DDR Controller Control Compatibility / EIGEN DDR Controller / /

ProvinceOrState

California / /

Technology

Shave processors / SRAM / 1TOPS/W Software Programmable Media Processor / cell processor / The Myriad media-processor / API / /

URL

http /

SocialTag