Recommended Design Practices

First Page		Document Content
Date: 2014-06-19 13:37:56 Clock signal Digital electronics Electronic design Formal methods Clock gating Flip-flop Clock skew Static timing analysis Field-programmable gate array Electronic engineering Electronics Electromagnetism		Recommended Design Practices Add to Reading List Source URL: www.altera.com Download Document from Source Website File Size: 489,03 KB Share Document on Facebook

	Power Reduction Through RTL Clock Gating By Frank Emnett and Mark Biegel Automotive Integrated Electronics Corporation DocID: 1sYa9 - View Document
	IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 22, NO. 4, APRILDesign Flow for Flip-Flop Grouping in Data-Driven Clock Gating DocID: 1loEA - View Document
	Temperature-Aware GPU Design Jeremy W. Sheaffer, Kevin Skadron, and David P. Luebke University of Virginia Dept. of Computer Science {jws9c, skadron, luebke}@cs.virginia.edu The Need for Temperature-Aware Design DocID: 1geTg - View Document
	A10 SO nly Allwinner Technology CO., Ltd. DocID: 1aPJz - View Document
	Datasheet Power Compiler Power Optimization in Design Compiler Overview DocID: 15bD2 - View Document