View Document Preview and Link Document Date: 2011-03-27 19:43:02 Open Document File Size: 67,13 KB Share Result on Facebook
City Monterey / San Francisco / Pacific Grove / Raleigh / Palo Alto / Cancun / Newport Beach / San Diego / Chicago / San Jose / Sender / / Company Digital Equipment Corporation / Hewllett Packard Laboratories / HP / New Generation Networks / Cray Research / / Country Mexico / Australia / / / Event Business Partnership / / Facility Computer Science University of Rochester Rochester / University of Rochester / Wind Tunnel / Wisconsin Wind Tunnel / / IndustryTerm eager single-writer protocols / prototype parallel applications / generation network / extra processor / parallel algorithms / cache-coherent hardware / hardware-software spectrum / software protocols / software approach / physical address space in which processors / message-passing hardware / coherence protocol / prototype hardware / multi-writer protocols / software coherence / software coherence protocols / parallel processing potential / local compiler / data management / hardware protocols / loosely-coupled networks / software coherence protocol / remote processors / protocol processing / modest hardware / hardware technologies / / NaturalFeature Memory Channel / DEC Memory Channel / / Organization National Science Foundation / Computer Science University of Rochester Rochester / University of Rochester / Computer Science Department / National Aeronautics and Space Administration / Michael L. Scott Department / Stanford / / Person J. S. Chase / V / Michael L. Scott / Leonidas I. Kontothanassis / Stanford Parallel / Karin Petersen / / Position cache controller / single concurrent writer / / ProgrammingLanguage Split-C / / ProvinceOrState Wisconsin / Illinois / North Carolina / California / / Technology Cashmere protocols / Stanford Dash protocol / extra processor / software protocols / expressing parallel algorithms / operating system / hardware protocols / Shared Memory / Operating Systems / multi-writer protocols / hardware technologies / one processor / software coherence protocol / coherence protocol / simulation / Virtual Memory / software coherence protocols / existing Cashmere protocols / FLASH / parallel processing / / URL http / SocialTag 
Computer Architecture News, Sept. 1995, pp[removed]Efficient Shared Memory with Minimal Hardware Support Leonidas I. Kontothanassis and Michael L. Scott Department of Computer Science University of Rochester