FrontMatter_pgs001-005_stv

First Page		Document Content
Date: 2011-02-27 16:38:21 Computer hardware Dynamic random-access memory Random-access memory CMOS Electronic circuit Very-large-scale integration Static random-access memory Nano-RAM Computer memory Electronics Electronic engineering		FrontMatter_pgs001-005_stv Add to Reading List Source URL: opdk.umn.edu Download Document from Source Website File Size: 400,62 KB Share Document on Facebook

	594 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 25, NO. 2, FEBRUARY 2017 Efficient Partial Online Synthesis of Special Instructions for Reconfigurable Processors DocID: 1v5xl - View Document
	IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 17, NO. 9, SEPTEMBERMultiplication Acceleration Through Twin Precision Magnus Själander and Per Larsson-Edefors, Senior Member, IEEE DocID: 1v1MR - View Document
	1284 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 11, NOVEMBER 2007 Transactions Briefs Minimum Decoupling Capacitor Insertion in VLSI DocID: 1tgce - View Document
	IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 23, NO. 3, MARCHArithmetic-Based Binary-to-RNS Converter Modulo {2n ±k} for jn-Bit Dynamic Range DocID: 1rRJS - View Document
	IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 8, AUGUSTCost-Efficient SHA Hardware Accelerators Ricardo Chaves, Student Member, IEEE, Georgi Kuzmanov, Member, IEEE, Leonel Sous DocID: 1rv8s - View Document