| Document Date: 2013-11-01 14:03:29
Open Document File Size: 454,85 KBShare Result on Facebook
Currency USD / AMD / / / Facility Stacked Memory Device Manjunath Shevgoor Jung-Sik Kim Niladrish Chatterjee University Of Utah Memory Division / University Of Utah / / IndustryTerm metal wires / buffer-onboard solution / memory products / bank operations / nm technology / holistic architectural solution / 2D devices / prototype memory devices / 3D device / low energy / bank activities / bank / resistive network / architectural solutions / bank floor plan / 3D devices / cost-constrained memory device / recent highcapacity systems / logic chip / communication protocol / similar products / unconstrained memory device / buffer chip / 3D-stacked memory+logic device / memory device / buffer chips / metal layers / memory devices / simulation infrastructure / 3D-stacked memory device / 3D-stacked memory devices / / Product C-2009 / / ProvinceOrState High peak / / Technology commodity 2D DRAM chips / 4.4 Col-Rd/Col-Wr Commands In 2D DRAM chips / commodity DRAM chips / introducing buffer chips / 2 Gb chip / 2D DRAM chips / communication protocol / 4 2 Gb chips / Perl / 2 Gb DDR3 chip / SIMULATION / buffer chip / operating system / 40 nm technology / DRAM chips / DDR3 DRAM chip / DRAM chip / 2D DRAM chip / logic chip / 50 nm technology / 16 nm technology / DDR3 DRAM chips / CMP / 8-bank chip / / URL http /
SocialTag |
Quantifying the Relationship between the Power Delivery Network and Architectural Policies in a 3D-Stacked Memory Device Manjunath Shevgoor Jung-Sik Kim