Back to Results
First PageMeta Content



An Evaluation of Selective Depipelining for FPGA-based Energy-Reducing Irregular Code Coprocessors Jack Sampson, Manish Arora, Nathan Goulding-Hotta, Ganesh Venkatesh, Jonathan Babb+ , Vikram Bhatt, Steven Swanson, and M
Add to Reading List

Document Date: 2011-08-22 21:37:18


Open Document

File Size: 350,64 KB

Share Result on Facebook