<--- Back to Details
First PageDocument Content
Central processing unit / Compiler optimizations / Parallel computing / Addressing mode / Computer architecture / Software pipelining / Very long instruction word / For loop / Infinite loop / Computing / Computer programming / Software engineering
Date: 2004-06-21 20:30:14
Central processing unit
Compiler optimizations
Parallel computing
Addressing mode
Computer architecture
Software pipelining
Very long instruction word
For loop
Infinite loop
Computing
Computer programming
Software engineering

Add to Reading List

Source URL: www.siliconintelligence.com

Download Document from Source Website

File Size: 194,82 KB

Share Document on Facebook

Similar Documents

Parallel computing / Computing / Computer architecture / Very long instruction word / SIMD / Instruction set

Flexible Video Processing Platform for 8K UHD TV ELECTRONICS Sukjin Kim, Young-Hwan Park, Jaehyun Kim, Minsoo Kim, Wonchang Lee and Shihwa Lee

DocID: 1rn4h - View Document

Computing / Parallel computing / Computer architecture / Manycore processors / Digital signal processing / Microprocessors / Massively parallel processor array / Multi-core processor / Xeon Phi / Massively parallel / Digital signal processor / Very long instruction word

® Kalray MPPA Massively Parallel Processor Array Revisiting DSP Acceleration with the Kalray MPPA Manycore Processor Benoît Dupont de Dinechin, CTO

DocID: 1rkhA - View Document

Computing / Computer architecture / Parallel computing / GPGPU / Computer engineering / OpenCL / Graphics Core Next / Compute kernel / General-purpose computing on graphics processing units / Very long instruction word / Graphics processing unit / Kernel

Aging-Aware Compilation for GP-GPUs ATIEH LOTFI and ABBAS RAHIMI, University of California, San Diego LUCA BENINI, ETH Zurich and University of Bologna RAJESH K. GUPTA, University of California, San Diego General-purpos

DocID: 1qtJN - View Document

Computing / Concurrent computing / Parallel computing / Computer memory / Computer architecture / Microprocessors / Electronic design automation / Network on a chip / Transactional memory / Multi-core processor / Very long instruction word / Multiprocessing

Microsoft Word - MEDEA2008-cfp_allineato.doc

DocID: 1pMt2 - View Document

Parallel computing / Central processing unit / Microprocessors / Instruction set architectures / Classes of computers / Bit-level parallelism / Reduced instruction set computing / Instruction-level parallelism / 64-bit computing / Instruction set / Very long instruction word / Microarchitecture

Advanced Parallel Architecture Lesson 2 Annalisa Massini Introduction

DocID: 1pv4j - View Document