<--- Back to Details
First PageDocument Content
Compiler optimizations / ARM architecture / NOP / MaverickCrunch / ARM9 / Assembly language / Loop optimization / Coprocessor / Computer architecture / Computing / Programming language implementation
Date: 2009-04-02 12:03:17
Compiler optimizations
ARM architecture
NOP
MaverickCrunch
ARM9
Assembly language
Loop optimization
Coprocessor
Computer architecture
Computing
Programming language implementation

Add to Reading List

Source URL: www.cirrus.com

Download Document from Source Website

File Size: 150,34 KB

Share Document on Facebook

Similar Documents

Lightweight Coprocessor for Koblitz Curves: 283-bit ECC Including Scalar Conversion with only 4300 Gates S. Sinha Roy, , I. Verbauwhede

DocID: 1v6qQ - View Document

Exploring Energy Scalability in Coprocessor-Dominated Architectures for Dark Silicon QIAOSHI ZHENG, University of California, San Diego and Northwestern Polytechnical University, China NATHAN GOULDING-HOTTA, SCOTT RICKE

DocID: 1tLui - View Document

Cell GC: Using the Cell Synergistic Processor as a Garbage Collection Coprocessor

DocID: 1rWnq - View Document

Computing / Concurrent computing / Parallel computing / Computer architecture / GPU cluster / General-purpose computing on graphics processing units / Data parallelism / Graphics processing unit / Manycore processor / Multi-core processor / Computer cluster / Coprocessor

Data-Aware Task Scheduling on Multi-Accelerator based Platforms C´edric Augonnet, J´erˆome Clet-Ortega, Samuel Thibault, Raymond Namyst To cite this version: C´edric Augonnet, J´erˆome Clet-Ortega, Samuel Thibault,

DocID: 1rhfr - View Document