<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2014-06-19 13:37:56Clock signal Digital electronics Electronic design Formal methods Clock gating Flip-flop Clock skew Static timing analysis Field-programmable gate array Electronic engineering Electronics Electromagnetism |
Add to Reading List |
Recommended Design Practices | Clock Synchronization with Bounded Global and Local Skew∗ Christoph Lenzen, Thomas Locher, Roger Wattenhofer {lenzen, lochert, wattenhofer}@tik.ee.ethz.ch Computer Engineering and Networks Laboratory (TIK) ETH Zurich,DocID: 1spiQ - View Document |
| Ghostscript wrapper for Y: ld n.pdfDocID: 1rueg - View Document |
| Oblivious Gradient Clock Synchronization Thomas Locher and Roger Wattenhofer Computer Engineering and Networks Laboratory (TIK), ETH Zurich, 8092 Zurich, Switzerland {lochert, wattenhofer}@tik.ee.ethz.chDocID: 1rh2g - View Document |
| Gradient Clock Synchronization in Dynamic Networks Fabian Kuhn Thomas Locher Rotem OshmanDocID: 1ra9d - View Document |
| Microsoft PowerPoint - FOCS2008 shortDocID: 1r6G2 - View Document |