Datasheet NanoTime Transistor-level Static Timing Analysis Solution for Custom Designs Overview - Circuit extraction - Document - PDFSEARCH.IO

First Page	Meta Content
	Datasheet NanoTime Transistor-level Static Timing Analysis Solution for Custom Designs Overview Add to Reading List Document Date: 2015-02-27 00:06:11 Open Document File Size: 244,66 KB Share Result on Facebook Company Synopsys Inc. / / Country United States / / IndustryTerm reduction algorithm / Prior solutions / transistor-level static timing analysis solution / design verification solution / / / Position representative / common command interpreter / / Product NanoTime tool / NanoTime / / ProgrammingLanguage RC / Xtalk / Tcl / / Technology design verification / command interpreter / NanoSim technology / RC reduction algorithm / simulation / / URL www.synopsys.com / http / SocialTag Signoff Synopsys Static timing analysis Signal integrity Electronic circuit simulation Delay calculation Logic simulation Parasitic extraction SPICE Electronic engineering

Datasheet NanoTime Transistor-level Static Timing Analysis Solution for Custom Designs OverviewAdd to Reading List