<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2015-02-24 17:15:57Integrated circuits Hardware verification languages Synopsys Integrated circuit design Signoff Physical design OpenVera Design rule checking SystemVerilog Electronic engineering Electronic design automation Electronic design |
Add to Reading List |
Microsoft Word[removed]3_10-K as printed 2005.doc | Datasheet VCS Functional Verification Choice of Leading SoC Design Teams OverviewDocID: 14i2b - View Document |
| Synopsys Professional Services Datasheet SoC Integration & Verification At-A-Glance ``DocID: 14gIP - View Document |
| [removed]DZ[removed]PrepressPdfNoBL.pdfDocID: yfwS - View Document |
| Microsoft Word[removed]3_10-K as printed 2005.docDocID: x3Rz - View Document |
| Synopsys Professional Services Datasheet SoC Integration & Verification At-A-Glance ``DocID: ug8U - View Document |